Volume-5 , Issue-1 , Jan - 2017 Go Back

Full adder circuit is functional building block of microprocessors, digital signal processors or any ALUs. In this paper leakage power is reduced by using less number of transistors with the techniques like GDI (Gate Diffusion Input) and PTL (Pass Transistor Logic) techniques. In this paper 3 designs have been proposed of low power 1 bit full adder circuit with 10Transistors ( using PTL multiplexer) , 8 Transistor(by using NMOS and PMOS PTL devices), 12 Transistors (6 Transistors to generate carry using GDI technique and 6 Transistors to generate sum using tri state inverters).These circuits consume less power with maximum of 73% power saving com-pare to conventional 28T design. The proposed circuit exploits the advantage of GDI technique and pass transistor logic, and sum is generated by tri state inverter logic in all designs.The entire simulations have been done on 180nm single n-well CMOS bulk technology, in virtuoso platform of cadence tool with the supply voltage 1.8V and frequency of 100MHz.

leakage power, GDI, Pass transistor logic, tri-state inverters

[1] Fayed and M. A. Bayoumi, “A low-power 10 transistor full adder cell for embedded architectures,” in Proc. IEEE Int. Symp. Circuits Syst., 2001, pp.226–229.
[2] H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using XOR XNOR gates,” IEEE Trans. Circuits Syst. II, Analog and Digi-tal Signal Processing., vol.49, no. 1, pp. 25–30, Jan. 2002.
[3] J.-F. Lin, Y.-T. Hwang, M.-H. Sheu and C.-C. Ho, “A novel high speed and energy efficient 10- transistor full adder design,” IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 1050–1059, May 2007.
[4] Y. Jiang, Al-Sheraidah. A, Y. Wang, Sha. E, and J. G. Chung, “A novel multiplexer-based low-power full adder,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 51, pp.345–348, July 2004.
[5] Dan Wang, Maofeng Yang, Wu Cheng XUguang Guan, Zhangming Zhu, Yintang Yang “ Novel Low power Full Adder Cells in 180nm CMOS Technology”, 4th IEEE conference on Industrial Electronics and Applications, pp. 430-433,2009.
[6] Sreehari Veeramachaneni, M.B. Srinivas, "New improved I•bit full adder cells ", Ca-nadian Conference on Electrical and Computer Engineering, pp. 000735 -000738, 2008.
[7] Chuen•Yau, Chen and, Yung•Pei Chou, "Novel Low•Power I•bit Full Adder Design", 9th International Symposium on Communications and Information Technology, pp. 1348 -1349, 2009
[8] F.Moradi, DTWisland, H.Mahmoodi, S.Aunet; T.V.Cao, A.Peiravi, "Ultra low power full adder topologies", IEEE International Symposium on Circuits and Systems, pp. 3158-3161, 2009.
[9] Amir Ali Khatibzadeh, Kaamran Raahemifar, "A 14•TRANSISTOR LOW POWER HIGH•SPEED FULL ADDER CELL", Canadian Conference on Electrical and Com-puter Engineering, vol. I, pp. 163-166, 2003.
[10] AK. Singh, C.M.R. Prabhu, K.M.Almadhagi, S.F. Farea, K. Shaban,"A Proposed 10•T Full Adder Cell for Low Power Consumption", International Conference on Electrical Engineering/Electronics Computer Telecommunications and Information Technology (ECTI•CON), pp. 389 -391, 2010.
[11] IIham Hassoune, Denis Flandre, .Iean•Didier Legat," ULPF A: A New Efficient De-sign of a Power• Aware Full Adder", IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 57, pp. 2066 - 2074, August 2010.
[12] S. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy-efficient full ad-ders for deep submicrometer design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp.1309–1321, Dec. 2006.
[13] H. T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using XOR–XNOR gates,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 1, pp. 25–30, Jan. 2002.
[14] J.-F. Lin, Y.-T. Hwang, M.-H. Sheu and C.-C. Ho, “A novel high speed and energy efficient 10- transistor full adder design,” IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 1050–1059, May 2007.
[15] Yi WEI, Ji-zhong SHEN, “Design of a novel low power 8-transistor 1-bit full adder cell”, Journal of Zhejiang University-SCIENCE C (Computers & Electronics), vol. 7,pp 504-507, Dec 2011.
[16] Nabiallah Shiri Asmangerdi, Javad Forounchi and Kuresh Ghanbari, “A new 8- Transistor Floating Full-Adder Circuit”, IEEE Trans. 20th Iranian Conference on Electrical Engineering, (ICEE2012), pp. 1405-1409, May, 2012.

Anu Philip, Reshma Chandran, Simi P Thomas, "Low power Single Bit Full Adder Using GDI and PTL Technique," International Journal of Computer Sciences and Engineering, Vol.5, Issue.1, pp.115-119, 2017.

Preliminary seismic risk assessment tools are used to screen existing buildings against potential seismic hazards. Buildings that perform poorly are prioritized for detailed evaluations to determine its condition. The risk of a building can be defined as the product of Hazard, Vulnerability, and Assets. Hazard is the earthquake itself. Vulnerability are building characteristics that make it more susceptible to the hazard. Assets are elements that add value to the structure such as building population. Vertical irregularities such as soft stories are considered in assessments but is much generalized. The National Structural Code of the Philippines (NSCP) defines soft story irregularities based on the reduction of stiffness in adjacent stories. Since the study is used for an ocular preliminary risk assessment of existing buildings, the soft story definition is simplified. In the study, it is assumed that the properties and number of structural members for each story is constant. Thus, soft stories may be defined by simply determining the height of the stories. The study is also limited to a single soft story at the first story. The severity of the soft story is varied by increasing the height of the soft story. A static pushover analysis is utilized to determine the performance of the building under different irregularity conditions. The output of the study may be used to improve existing level 1 seismic risk assessments. Due to the limitations of a static pushover analysis, the study only covers low-rise buildings as permitted by the NSCP. Though it is recognized that a dynamic time history is more suitable, a pushover analysis is sufficient due to the preliminary assessment nature of the objective. The study has found that one of the primary concerns in vertical irregularities is the localization of seismic demand. For soft story buildings, the concentration of seismic demand is where the soft story is located. Data from the pushover analysis is translated into score modifiers for the varying soft story severity which may be used for preliminary risk assessment tools.

Spectrum method, vertical irregular, Seismic Design

[1] ATC, Rapid Visual Screening of Buildings for Potential Seismic Hazards: A Handbook. 2nd Edition. FEMA 154, Redwood, California: Applied Technology Council, 2002a.
[2] A. Kadid and A. Boumrkik, “Pushover Analysis of Reinforced Concrete Frame Structures,” Asian Journal of Civil Engineering, vol. 9, no. 1, pp. 75-83, 2008.
[3] S. Ahamed and J. G. Kori, “Performance Based Seismic Analysis of an Unsymmetrical Building Using Pushover Analysis,” International Journal of Engineering Research, vol. 1, no. 2, pp. 100-110, 2013.
[4] C. Athanassiadou, “Seismic Performance of R/C Plane Frames Irregular in Elevation,” Engineering Structures, vol. 30, pp. 1250-1261, 2008.
[5] O. Merter and T. Ucar, “A Comparative Study on Nonlinear Static and Dynamic Analysis of RC Frame Structures,” Journal of Civil Engineering and Science, vol. 2, no. 3, pp. 155-162, September 2013.
[6] C. M. Ravikumar, K. S. Babu Narayan, B. V. Sujith and D. Venkat Reddy, “Effect of Irregular Configurations on Seismic Vulnerability of RC Buildings,” Architecture Research, pp. 20-26, 2012.
[7] E. V. Valmundsson and J. M. Nau, “Seismic Response of Building Frames with Vertical Structural Irregularities,” Journal of Structural Engineering, vol. 123, no. 1, pp. 30-41, 1997.
[8] ATC, “Seismic Evaluation and Retrofit of Concerete Buildings (ATC-40),” Seismic Safety Commission, California, 1996.
[9] Association of Structural Engineers of the Philippines, ASEP Earthquake Design Manual, Quezon City: ASEP, Inc., 2003.
[10] N. Lakshmanan, “Seismic Evaluation and Retrofitting of Buildings and Structures,” ISET Journal of Earthquake Technology, vol. 43, no. 1-2, pp. 31-48, March - June 2006.

Sipli Abraham, Salini Theres N Kurian, Nissy Sussan Mani, Aswathi S, Sreerenj Ragav, "Seismic Analysis and Comparison of Vertical Irregular Building Cases Using Response Spectrum Method," International Journal of Computer Sciences and Engineering, Vol.5, Issue.1, pp.120-125, 2017.

The objective of this paper is to present a review of six sigma DMAIC Methodology (D-Define, M-Measure, A- Analyses, I- Improve and C-Control). The papers containing DMAIC in their titles were collected and studied during this literature review. The results of the studies reported in this paper have confirmed that DMAIC is a compatible model for the benefit of the Six Sigma concepts in the manufacturing sector. In this background, this paper has been concluded by suggesting future research to examine the application of DMAIC in many areas.

Six Sigma, DMAIC, DMADV, DPMO

[1] Adrian Pugna, Romeo Negrea, Serban Miclea, Using Six Sigma Methodology to Improve the Assembly Process in an Automotive Company, Procedia - Social and Behavioral Sciences, Volume 221, 2016, Pages 308- 316.
[2]B. Barbosa, M.T. Pereira, F.J.G. Silva, R.D.S.G. Campilho, Solving Quality Problems in Tyre Production Preparation Process: A Practical Approach, Procedia Manufacturing, Volume 11, 2017, Pages 1239-1246.
[3] S. Suresh, a. L. Moe and a. B. Abu (2015), ?Defects Reduction in Manufacturing of Automobile Piston Ring Using Six Sigma?, Journal Of Industrial And Intelligent Information Vol. 3, No. 1, March 2015 , pp 32-38.
[4]Ghosh, S. and Maiti, J. (2014) ‘Data mining driven DMAIC framework for improving foundry quality – a case study’, Production Planning and Control, Vol. 25, No. 6, pp.478–493.
[5]Jirasukprasert, P., Garza-Reyes, J.A., Kumar, V. and Lim, M.K. (2014) ‘A Six Sigma and DMAIC application for the reduction of defects in a rubber gloves manufacturing process’, International Journal of Lean Six Sigma, Vol. 5, No. 1, pp.2–21.
[6] Kaushik, P., Kanduja, D., Mittal, K. and Jaglan, P. (2012) ‘A case study: application of Six Sigma methodology in a small and medium-sized manufacturing enterprise’, The TQM Journal, Vol. 24, No. 1, pp.4–16.
[7]Kumaravadivel, A. and Natrajan, U. (2013) ‘Application of Six-Sigma DMAIC methodology to sand-casting process with response surface methodology’, International Journal of Advanced Manufacturing Technology, Vol. 69, Nos. 5–8, pp.1403–1420.
[8]Li, S.H., Wu, C.C., Yen, D.C. and Lee, M.C. (2011) ‘Improving the efficiency of IT help-desk service by Six Sigma management methodology (DMAIC) – a case study of C company’, Production Planning and Control, Vol. 22, No. 7, pp.612–627.
[9]Chen, J.C., Li, Y. and Cox, R.A. (2009) ‘Taguchi-based Six Sigma approach to optimize plasma cutting process: an industrial case study’, International Journal of Advanced Manufacturing Technology, Vol. 41, Nos. 7-8, pp.760–769.
[10] Tushar N. Desai and Dr. R. L. Shrivastava, (2008), ?Six Sigma – A New Direction to Quality and Productivity Management? Proceedings of the World Congress on Engineering and Computer Science 2008 WCECS 2008, October 22 - 24, 2008, San Francisco, USA.

Leneesh N Gopal, Harikrishnan, Arun Jose, Jishnu, "Six sigma DMAIC approach in a modern rubber factory," International Journal of Computer Sciences and Engineering, Vol.5, Issue.1, pp.126-130, 2017.

As we all know the fuel prices especially the petrol is rising steadily day by day. Again the pollution due to vehicles in metro cities & urban areas is increasing continuously. To overcome these problems, an effort is being made to search some other alternative sources of energy for the vehicles. Again, it is also not affordable to purchase vehicles (mopeds, scooters or motorcycles) for all the class of society. Keeping this in mind, a search for some way to cater these economically poor people as well as to provide a solution for the environmental pollution was in progress. The solar assisted bicycle developed is driven by DC motor fitted in front or rear axle housing & operated by solar energy. The solar panels mounted on the carriage will charge the battery & which in turn drive the hub motor. When the bicycle is idle, the solar panel will charge the battery. This arrangement will replace the petrol engine, the gear box & the fuel tank in case of a two wheeler or a chain sprocket, chain & gear shifting arrangement of conventionalbicycle being used by most common man.As a part of dissertation work, the solar assisted bicycle is fitted with a dc hub motor on front axle of a bicycle with power rating of 250W and with a travelling speed of around 25-30 kmph. It is provided with a pair of lead acid batteries of 35 Ah each, a photovoltaic solar panel with capacity of 20 watt, a voltage regulator of 24v 10Amp, accelerator and motor controller of 24v 25Amp. There is also a provision for charging of the battery with 220-240V, AC wall outlet supply, in case of poor solar supply due to cloudy weather.

Solar Assisted Bicycle (SAB), Hub Motor, Solar Panel, Motor Controller, Voltage Regulator

[1] T. Markel, K. Bennion and W. Kramer, National Renewable Energy Laboratory & J. Bryan and J. Giedd Xcel Energy “Field Testing Plug-in Hybrid Electric Vehicles with Charge Control Technology in the Xcel Energy Territory” Journal of International Conference on Renewable Energies and Power Quality (ICREPQ’11) Las Palmas de Gran Canaria (Spain),13th to 15th April, 2011.
[2] The Pandit G. Patil, Energy Systems Division, Argonne National Laboratory “Advanced Battery Technology for Electric Two- Wheelers” Journal of Energy Systems Division, Argonne National Laboratory June 2009.
[3] Jean-Marc Timmermans1, JulienMatheys, Philippe Lataire, Joeri Van Mierlo, Jan Cappelle2 “A Comparative Study of 12 Electrically Assisted Bicycles” World Electric Vehicle Journal Vol. 3 - ISSN 2032-6653 - © 2009 AVERE.
[4] Ahmad A. Pesaran and Tony Markel, Harshad S. Tataria, David Howell “Battery Requirements for Plug-In Hybrid Electric Vehicles – Analysis and Rationale” Conference Paper of National Renewable Energy Laboratory, USA NREL/CP-540- 42240 July 2009.
[5] Tony Markel, Michael Kuss, and Paul Denholm “Communication and Control of Electric Drive Vehicles Supporting Renewables” Conference Paper of Center for Transportation Technologiesand Systems National Renewable Energy Laboratory, NREL/CP-540-46224 August 2009.
[6] T. Markel, K. Bennion and W. Kramer, National Renewable Energy Laboratory & J. Bryan and J. Giedd Xcel Energy “Field Testing Plug-in Hybrid Electric Vehicles with Charge Control Technology in the Xcel Energy Territory.” Technical Report of National Renewable Energy Laboratory, NREL/TP-550-46345, August 2009.
[7] C. E. (Sandy) Thomas” Fuel Cell and Battery Electric Vehicles Compared” Journal ofH2Gen Innovations, Inc., Alexandria, Virginia, 22304, USA.
[8] Todd Litman, “Efficient V ehicles Versus Efficient Transportation “comparing transportation energy conservation strategies. Journal paper of Victoria Transport Policy Institute 26 August 2009.
[9] An MIT Energy Initiative Symposium, “Electrification of the Transportation System”. Journal paper of An MIT Energy Initiative

Susan V Nanan, Jeneesh Scaria, Preethy Sebastian, "Solar Bicycle using Direct Current Motor: A Realistic Prototype," International Journal of Computer Sciences and Engineering, Vol.5, Issue.1, pp.131-135, 2017.