Open Access   Article Go Back

Module Voltage Balancing Algorithm for Phase Shifted SPWM Controlled Cascaded Multilevel Inverter

Suruchi Gupta1 , S. R. Deore2

Section:Research Paper, Product Type: Conference Paper
Volume-04 , Issue-02 , Page no. 11-17, Apr-2016

Online published on May 10, 2016

Copyright © Suruchi Gupta , S. R. Deore . This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

View this paper at   Google Scholar | DPI Digital Library

XML View
PDF Download

How to Cite this Paper

  • IEEE Citation
  • MLA Citation
  • APA Citation
  • BibTex Citation
  • RIS Citation

IEEE Style Citation: Suruchi Gupta , S. R. Deore, “Module Voltage Balancing Algorithm for Phase Shifted SPWM Controlled Cascaded Multilevel Inverter,” International Journal of Computer Sciences and Engineering, Vol.04, Issue.02, pp.11-17, 2016.

MLA Style Citation: Suruchi Gupta , S. R. Deore "Module Voltage Balancing Algorithm for Phase Shifted SPWM Controlled Cascaded Multilevel Inverter." International Journal of Computer Sciences and Engineering 04.02 (2016): 11-17.

APA Style Citation: Suruchi Gupta , S. R. Deore, (2016). Module Voltage Balancing Algorithm for Phase Shifted SPWM Controlled Cascaded Multilevel Inverter. International Journal of Computer Sciences and Engineering, 04(02), 11-17.

BibTex Style Citation:
@article{Gupta_2016,
author = {Suruchi Gupta , S. R. Deore},
title = {Module Voltage Balancing Algorithm for Phase Shifted SPWM Controlled Cascaded Multilevel Inverter},
journal = {International Journal of Computer Sciences and Engineering},
issue_date = {4 2016},
volume = {04},
Issue = {02},
month = {4},
year = {2016},
issn = {2347-2693},
pages = {11-17},
url = {https://www.ijcseonline.org/full_spl_paper_view.php?paper_id=43},
publisher = {IJCSE, Indore, INDIA},
}

RIS Style Citation:
TY - JOUR
UR - https://www.ijcseonline.org/full_spl_paper_view.php?paper_id=43
TI - Module Voltage Balancing Algorithm for Phase Shifted SPWM Controlled Cascaded Multilevel Inverter
T2 - International Journal of Computer Sciences and Engineering
AU - Suruchi Gupta , S. R. Deore
PY - 2016
DA - 2016/05/10
PB - IJCSE, Indore, INDIA
SP - 11-17
IS - 02
VL - 04
SN - 2347-2693
ER -

           

Abstract

Multilevel inverters are considered to be an effective and practical solution for increasing power demands and harmonic reduction. They have been attracting attention because of increased power ratings, better harmonic performance and optimized electromagnetic interferences. Among several topologies proposed in literature, Cascaded H-bridge Multilevel Inverter (CMI) stands out due to its advantage in modularization, extendibility and minimization in number of power semiconductors. But one of the major limitations in case of Cascaded Multilevel Inverter is voltage unbalance across dc capacitors with increase in output voltage levels. The module voltage balancing algorithm such as sorting strategy has been proposed for modular multilevel inverter as well as Level Shifted controlled Cascaded Multilevel Inverter in literature. This paper explores basic operating principle of a seven level Cascaded Multilevel Inverter. Carrier based modulation techniques have been summarized. Also, in this paper the sorting strategy for module voltage balance has been proposed for Phase Shifted (PS) SPWM controlled seven level Cascaded Multilevel Inverter. Total Harmonic Distortion (THD) along with module voltage balancing band has also been analyzed.

Key-Words / Index Term

Multilevel inverters, SPWM, sorting strategy, voltage balance control

References

[1] Lin Xu, “Dynamic Modelling, Controls and Electromagnetic Switching of the Modular Cascaded converter (MCC’s)”, ELEKTRONISKI VESTNIK 80(3): 79-83, 2013.
[2] X. Zhang, B.Zhang, P. Tang, X. Peng, Y.Luo, ECE Capstone Design Project, Rutgers School of Engineering, Spring2014.
[3] S. K. Salankayana, N. Chellammal, R. Gurram, “Diagnosis of Faults due to Misfiring of Switches of a Cascaded Multilevel Inverter using artificial Neural Networks”, International Journal of Computer Applications (0975-8887), vol. 41, no.17, March 2012.
[4] J.Rodriguez, L.G. Franquelo, S Kouro, J.I. Leon, R.Portillo, M. Prats, M. Perz, “Multilevel converters: An enabling t echnology for high power applications” in Proc. of the IEEE, vol. 97, pp. 1786-1817, Nov. 2009,
[5] A. Nabae, I. Takahashi, and H. Agaki, “A New Neutral Point Clamped PWM Inverter”, IEEE Trans. Ind. Applicat, vol. IA-17, pp. 518-523, Sept./Oct. 1981.
[6] J.S. Lai and F.Z. Peng, “Multilevel Converters- A New Breed of Power Converters”, IEEE, Trans. Ind. Applicat., vol 32, pp. 509-517, May/ June 1996.”
[7] T. A. Meynard and H. Fosch, “Multilevel Choppers for High Voltage Applications”, Eur. Power Electron. Drives J., vol.2, no.1, pp. 41, Mar. 1992.
[8] R. H.B aker and L. H. Bannister, “Electric Power Converter”, U.S patent 3867643, Feb. 1975.
[9] Bin Wu, “High Power Converters and AC Drives”, IEEE Press, 2006.
[10] B. P. McGrath and D .G. Holmes, “Multicarrier PWM Strategies for Multilevel Inverters”, IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858-867, 2002.
[11] L.Tolbert and T.G. Habetler, “Novel Multilevel Inverter carrier based SPWM method”, IEEE Trans.Ind. Applicat., vol. 35, pp. 1098-1107, Sept./Oct.. 1999.
[12] S. R. Deore, P. B. Darji and A. M. Kulkarni, “Switching Function Analysis of Half and Full bridge Modular Multilevel Converter for HVDC Applications”, IET Journal on Gen. Trans. and Dist., vol. 7, no.11, pp.1344-1356, Nov. 2013.
[13] L. Tolbert, F.Z. Peng and T. Habelter, “Multilevel Converters for Large Electric Drives”, IEEE Trans. Ind. Applicat, vol. 35, pp. 36-44, Jan./Feb. 1999.
[14] SuruchiAgarwal and S. R. Deore, “Level shifted SPWM of a seven level cascaded multilevel inverter for STATCOM applications”, in IEEE, Int. Conf. on Nascent Tech. in Engg. Field(ICNTE), Navi Mumbai, Jan. 2015.