Volume-4 , Issue-6 , Jun - 2016 Go Back

A novel low noise trans-impedance amplifier is proposed using low cost 0.18 µm CMOS technology. A resistive-capacitive feedback is used to extend the bandwidth of the amplifier. As the structure is inductor less, it is suitable for low cost integrated optical interconnects. In this paper Improved Particle Swarm Optimization have applied to determine optimal trans-resistance and noise of proposed structure of amplifier. Simulation results showed a -3 dB bandwidth of 5 GHZ with a trans-impedance gain of ≈ 62 dB ohms. The total voltage source power dissipation is less than 5 mW that is much less than that of conventional trans-impedances. The output noise voltage spectral density is 9.5 nV/sqrt(Hz) with a peak of 15nV/sqrt(Hz), while, the input referred noise current spectral density is below 10pA/sqrt(Hz) within the amplifier frequency band.

TIA, CMOS, Noise, Amplifier

[1] Z.Nosal, “Integrated circuits for high speed optoelectronics” International Conference on Microwaves, Radar and Wireless Communications, 2, 445–455, (2004).
[2] J. Pekarik, D. Greenberg, B. Jagannathan, R. Groves, J. Jones, R. Singh, A. Chinthakindi, X. Wang, M. Breitwisch, D. Coolbaugh, P. Cottrell, J. Florkey, G. Freeman, and R. Krishnasamy, “RFCMOS technology from 0.25 µm to 65 nm: The state of the art” In Proceedings of IEEE Custom Integrated Circuits Conference, pp. 217–224, (2004).
[3] B. Razavi, “Design of integrated circuits for optical communications” McGraw Hill, (2003).
[4] E. Sackinger, “Broadband circuits for optical fiber communication” New York: Wiley-Interscience, (2005).
[5] E. Sackinger, Broadband Circuits for Optical Fiber Communication. New York, NY, USA: Wiley, 2005.
[6] T.Takemoto,H.Yamashita,T.Yazaki,N.Chujo,Y.Lee,andY.Matsuoka, “A 4× 25-to-28 Gb/s 4.9 mW/Gb/s -9.7 dBm high-sensitivity optical receiver based on 65 nm CMOS for board-to-board interconnects,” in IEEE ISSCC Dig. Tech. Papers, 2013, pp. 118–119.
[7] Dan Li, Gabriele Minoia, Matteo Repossi, Daniele Baldi, and Enrico Temporiti, “A Low-Noise Design Technique for High-Speed CMOS Optical Receivers,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 49, NO. 6, JUNE 2014.
[8] J. F. Buckwalter, X. Zheng, G. Li, K. Raj, and A. V. Krishnamoorthy, “A monolithic 25-Gb/s transceiver with photonic ring modulators and Ge detectors in a 130-nm CMOS SOI process,” IEEE J. Solid-State Circuits, vol. 47, no. 6, pp. 1309–1322, Jun. 2012.
[9] C. Toumazou, and S. M. Park, “Wideband low noise CMOS transimpedance amplifier for gigahertz operation”, Electronics Letters, Vol. 32, No.13, pp. 1194-1196, (1996).
[10] Z. Chang, and W. M. C. Sansen, “Low-noise, low distortion CMOS AM wide-band amplifiers matching a capacitive source,” IEEE Journal of Solid-State Circuits, Vol.25, No. 3, pp. 833-840 (1990).
[11] B. Razavi, RF Microelectronics,Prentice Hall, (1998).
[12] B. Razavi, Design of analog CMOS integrated circuits, McGraw Hill, (2001).
[13] J. M. Garcia del Pozo, S. Celma, M. T. Sanz, and J. P Alegre, “CMOS tunable TIA for 1.25 Gbit/s optical Gigabit Ethernet,” Electronics Letters, Vol. 43(23), pp. 1303–1305, (2007).
[14] C. Verhoeven, A. V. Staveren, G. Monna, M. Kouwenhoven, and E. Yildiz, “Structured electronic design Negative feedback amplifiers”, Dordrecht: Kluwer Academic Publishers, (2003).
[15] D. A. Johns, and K. Martin, “Analog Integrated Circuit Design,” John Wiley and Sons, Inc., (1997).
[16] X. Chen, G. Wei, and L. Peh, “Design of low-power short distance opto-electronic transceiver front-ends with scalable supply voltages and frequencies,“ In International Symposium on Low Power Electronics and Design, pp. 277–282, (2008).
[17] F. Aznar, W. Gaberl, and H. Zimmermann, “A highly sensitive 2.5 Gb/s transimpedance amplifier in CMOS technology,” In IEEE International Symposium on Circuits and Systems, pp. 189–192, (2009).
[18] M. J. Lee, J. S. Youn, K. Y. Park, and W. Y. Choi, “A fully-integrated 12.5-Gb/s 850-nm CMOS optical receiver based on a spatially-modulated avalanche photodetector,” Vol. 22, No. 3, pp. 2511–2518, (2014).
[19] J. S. Youn, M. J. Lee, K. Y. Park, and W. Y. Choi, “10-Gb/s 850-nm CMOS OEIC receiver with a silicon avalanche photo-detector,” IEEE Journal of Quantum Electronic, Vol. 48(2), pp. 229–236, (2012).
[20] Samharison D, Rangaraja T. PSO Based Solution for the Optimal Location and Control Parameter Settings of UPFC in a Restructured Power System. Eur J Sci Res 2012; 83: 590- 601.
[21] Kennedy J, Eberhart R. Swarm Intelligence. San Diego, CA, [22] USA: Academic Press, 2001.Hongqing F, Long C, Zuyi S. Application of an improved PSO algorithm to optimal tuning of PID gains for water turbine governor. Energ Convers Manage 2011; 52: 763-1770.

Hamid Niyazi, Fakhralsadat Rastegari, Majid Pourahmadi , "Design of A Novel Resistive Capacitive Feedback Trans-impedance Amplifier," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.1-7, 2016.

A low power and high speed Full adder circuit design using a new CMOS domino logic family is presented in this paper. The presented domino logic is based on Magnetic Tunnel Junction Elements (MTJ) in Gate Diffusion Input (GDI) Technique. Compared to static CMOS logic circuits, dynamic logic circuits are important as it provides better speed and has less transistor requirement. The proposed circuit has very low dynamic power consumption and less delay compared to the recently proposed circuit techniques for the dynamic logic styles. Moreover, it will be shown that the proposed circuit is extremely fault tolerant. The monte carlo simulation is performed to emphasis the fault tolerance of proposed full adder. The proposed full adder is simulated using standard 0.18 um CMOS technology.

Domino, Full Adder, Buffer, Low Power

[I] G. E. Moore, "Cramming more components onto integrated circuits," Electronics, vol. 38, pp. 114 -117,1965.1. Clerk Maxwell, A Treatise on Electricity and Magnetism, 3rd ed., vol. 2. Oxford: Clarendon, 1892, pp. 68-73.
[2] R. R. Schaller, "Moore's law: Past, present and future," IEEE Spectrum, vol. 34, no. 6, pp. 52-59, Jun. 1997.
[3] B. Doyle, R. Arghavani, D. Barlage, S. Datta, M. Doczy, 1. Kavalieros, A. Murthy, and R. Chau, "Transistor elements for 30 nm physical gate lengths and beyond," Intel Technol. 1., vol. 6, no. 2, pp. 42-54, May 2002.
[4] S. Sugahara and 1. Nitta, "Spin-transistor electronics: an overview and outlook," Proc. IEEE, vol. 98, pp. 2124-2154, Dec. 2010. [5] V. Navarro-Botello, J. A. Montiel-Nelson, and S. Nooshabadi, "Analysis of high performance fast feedthrough logic families in CMOS", IEEE Trans. Cir. & syst. II, vol. 54, no. 6, Jun. 2007, 489- 493.
[5] Dhruva Kumari, Monisha SaW, Aminul Islam, “Design of 2: 1 Multiplexer and 1:2 Demultiplexer Using Magnetic Tunnel Junction Elements,” IEEE, 2013.
[6] M. Hosoml, H. Yamaglshl, T. Yamamoto, K. Bessho, Y. HlgO, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, "A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram," IEEE International Electron Devices Meeting, IEDM Technical Digest, pp. 459-462, Dec. 2005.
[7] W. Zhao, E. Belhaire, C. Chappert, and P. Mazoyer, "Spintronic device based non-volatile low standby power sram," IEEE Computer Society Annual Symposium on VLSI, pp. 40-45, April 2008.
[8] H. Meng, 1. Wang, and 1. P. Wang, "A spintronics full adder for magnetic CPU," IEEE Electron. Devices Lett., vol. 26, no. 6, pp. 360-362, Jun. 2005.
[9] S. Patil, X. Yao, H. Meng, 1.-P. Wang, and D. Lilja,"Design of a spintronic arithmetic and logic unit using magnetic tunnel junctions," Proceedings ofthe 5th conference on Computing frontiers, pp. 171-178, 2008.
[10] W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, and B. Dieny, "A non­volatile flip-flop in magnetic fpga chip," International Conference on Design and Test of Integrated Systems in Nanoscale Technology (DTTS), pp. 323-326,2006.
[11] S. Lee, N. Kim, H. Yang, G. Lee, S. Lee, and H. Shin, "The 3- bit gray counter based on magnetic-tunnel-junction elements," IEEE Transactions on Magnetics, vol. 43, no. 6, pp. 2677-2679, June 2007.
[12] S. Patil, A. Lyle, J. Harms, D. Lilja and 1.-P. Wang, "Spintronic logic gates for spintronic data using magnetic tunnel junctions," in Proc. IEEE Int. Conf. Computer Design, 2010, pp. 125-131, Oct. 2010.
[13] 1. Wang, H. Meng, and 1. P. Wang, "Programmable spintronics logic device based on a magnetic tunnel junction element," J. Appl. Phys., vol. 97, no. 10, p. 10D 509, May 2005.
[14] A. Ney, C. Pampuch, R. Koch, and K. H. Ploog, "Programmable computing with a single magnetoresistive element," Nature, vol. 425, pp. 485-487, Oct. 2003.
[15] N. Srinivasa Gupta, M. Satyanarayana, “A Novel Domino Logic for Arithmetic Circuits” International Journal of Innovative Technology and Exploring Engineering, Volume-3, Issue-3, August 2013.
[16] C.-K. Tung, S.-H. Shieh and C.-H. Cheng, “Low-power high-speed full adder for portable electronic applications” ELECTRONICS LETTERS, Vol. 49, No. 17, 2013.
[17] Yi WEI, Ji-zhong SHEN, “Design of a novel low power 8-transistor 1-bit full adder cell” Journal of Zhejiang University-SCIENCE , 2011.

Somayyeh jafarali Jassbi, and moloud mousavi, "A Novel Low Power Full Adder Using a Modified Domino Logic," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.8-11, 2016.

As Wireless Communication Networks (WCN’s) are getting more and more popular, many applications are accessed through WCN’s. The lower bandwidths of individual network interfaces can be aggregated to have a larger logical link to meet the demands of applications requiring high bandwidth. This paper proposes a bandwidth aggregation scheme through a concurrent multipath transfer of data with the aim to achieve increased transmission throughput. Incorporating compressiondecompression technique can further enhance the transmission throughput.

Bandwidth Aggregation; Transmission Throughput; Concurrent Multipath Transfer

[1] Swaminathan Seetharaman, Dr. S. Srikanth,“Integrated
approach towards Bandwidth Aggregation (BAG) in multihomed devices”, 3rd International Conference on Signal Processing, Communication and Networking (ICSCN) March 2015.
[2] Allen L. Ramabolin, Olabisi E.Falowo, Anthony H.Chan
“Bandwidth aggregation in heterogeneous wireless networks: A survey of current approaches and issues”, Journal of Network and Computer Applications 35, Elsevier Ltd. June 2012.
[3] Zaiyang Tang, Zirui Wang, Peng Li, Song Guo, Xiaofei Liao, and Hai Jin “An Application Layer Protocol for Energy-Efficient Bandwidth Aggregation with Guaranteed Quality-of-Experience”, IEEE Transactions on Parallel and Distributed Systems 2014
[4] Jiyan Wu, Bo Cheng, Chau Yuen, Yanlei Shang, Junliang Chen,“Distortion-Aware Concurrent Multi path Transfer for Mobile Video Streaming in Heterogeneous Wireless Networks”, IEEE Transactions on Mobile Computing, Vol.14, No. 4, April 2015
[5] Mohammad Mamun Elahi, Shahin Khan, “A Distributed
SCTP Scheme for Bandwidth aggregation”, 16th International Conference of Computer and Information Technology, 8-10 March 2014.
[6] Kameswari Chebrolu, Ramesh R.Rao,"Bandwidth
Aggregation for Real-Time Applications in Heterogeneous
Wireless Networks", IEEE Transactions on Mobile Computing, Vol. 5, No. 4, 2006
[7] Koudouridis GP, Aguero R, Alexandri E, Choque J, Dimou K, Karimi HR, Lederer H, Sachs J, Sigle , “Generic link layer functionality for multiradio access networks”, In Proceedings of mobile summit, 2005.
[8] Tanima Dutta, Samar Sailendra, P. Balamuralidhar, “An Efficient Bandwidth Aggregation Algorithm using Game Theory for Multimedia Transmission” IEEE 25th International Symposium on Personal, Indoor and Mobile Radio Communications. 2014
[9] Juan Carlos Fernandez, TarikTaleb, Mohsen Guizani, Nei Kato “Bandwidth Aggregation-Aware Dynamic QoS Negotiation for Real-TimeVideo Streaming in Next-Generation Wireless Networks” IEEE transactions on Multimedia, VOL. 11, NO. 6, October 2009
[10] Ze Li, Haiying Shen,“A QoS-Oriented Distributed Routing
Protocol for Hybrid Wireless Networks”, IEEE Transactions
on Mobile Computing, Vol. 13, No. 3, March 2014.
[11] Jiyan Wu, Jingqi Yang, and Junliang Chen, “Loss Tolerant Bandwidth Aggregation for Multihomed Video Streaming over Heterogeneous Wireless Networks”, Globecom-2013 Symposium

Sharada Ramani and R. M. Goudar, "Improved Bandwidth Aggregation using Available Lower Bandwidth Links," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.12-15, 2016.

A wireless sensor network is a group of specialized transducers with a communications infrastructure for monitoring and recording conditions at diverse locations. In this paper various approaches were described that were used for WSN. Leach is used in wireless sensor network and multi-hop leach protocol is used for energy consumed in a single hop for defining energy consumed in a single hop .By receiving various protocols the conclusion occur that leach is best protocol for WSN.

Routing Strategy, Attestation Algorithm, Nodes

[1] Xinyu Jin “Unpredictable Software-based Attestation Solution for node compromise detection in mobile WSN” IEEE Globecom Workshops, pp.2059 – 2064,2010.
[2] Tamer AbuHmed “Software-Based Remote Code Attestation in Wireless Sensor Network” IEEE Global Telecommunications Conference, pp. 1 – 8, 2009.
[3] Po-Hung Yang “Memory Attestation of Wireless Sensor Nodes by Trusted Local Agents” IEEE ,pp. 82 – 89,2015.
[4] Ahmad Salehi S. “Detection of Sinkhole Attack in Wireless Sensor Networks”, IEEE International Conference on Space Science and Communication, 2013, pp. 361-365.
[5] A. Vijayalakshmi., “Mobile Agent Middleware Security for Wireless Sensor Networks” IEEE International Conference on Communication and Signal Processing, 2014, pp. 1669- 1673.
[6] Van dana B. Salve, “AODV Based Secure Routing Algorithm against Sinkhole Attack in Wirelesses Sensor Networks”, IEEE International Conference on Electrical, Computer and Communication Technologies, 2015, pp. 1 – 7.
[7] Mohamed Guerroumi “Intrusion detection system against SinkHole attack in wireless sensor networks with mobile sink”IEEE International Conference on Information Technology, 2015, pp. 307- 313.
[8] Sheela, D. “A non cryptographic method of sink hole attack detection in wireless sensor networks” IEEE International Conference on Information Technology, 2011, pp. 527 – 532.
[9] Guerroumi, M., “Intrusion Detection System against Sink Hole Attack in Wireless Sensor Networks with Mobile Sink” IEEE International Conference on Information Technology - New Generations, 2015, pp. 307 – 313.
[10] Varshney, K.K. “Performance analysis of malicious nodes in IEEE 802.15.4 based wireless sensor network” IEEE International Conference on Information Communication and Embedded Systems, 2014, pp. 1 – 5.
[11] Ritwik Banerjee “Energy efficient routing and bypassing energy-hole through mobile sink in WSN” IEEE Conf. on Computer Communication and Informatics (ICCCI), 2014, pp. 1 – 6.
[12] Babar Nazir “Mobile Sink based Routing Protocol (MSRP) for Prolonging Network Lifetime in Clustered Wireless Sensor Network” IEEE Conf. on Computer Applications and Industrial Electronics (ICCAIE), 2010, pp. 624 – 629.
[13] Pushpendu Karet “Reliable and Efficient Data Acquisition in Wireless Sensor Networks in the Presence of Transfaulty Nodes” IEEE Conf. on IEEE Transactions on Network and Service Management, 2016, pp. 99 – 112.
[14] Mitra, S “Energy aware fault tolerant framework in Wireless Sensor Network” IEEE Conf. on Applications and Innovations in Mobile Computing (AIMoC),2014,pp- 139 – 145.
[15] Deshpande, P. “Techniques improving throughput of wireless sensor network: A surveogies y” IEEE Conf. on Circuit, Power and Computing Technol (ICCPCT),2015,pp- 1 – 5.
[16] Makhdoom, I. “A novel code attestation scheme against Sybil Attack in Wireless Sensor Networks” IEEE Conf. on Software Engineering Conference (NSEC), 2014 ,pp- 1 – 6.
[17] Krithiga, J “Efficient Code Guard mechanism against pollution attacks in interflow Network coding” IEEE Conf. on Communications and Signal Processing (ICCSP), 2014,pp- 1384 – 1388.
[18] Geetha, R. “Fuzzy logic based compromised node detection and revocation in clustered wireless sensor networks” IEEE Conf. on Information Communication and Embedded Systems (ICICES),2014,pp- 1 – 6.
[19] Yong-Sik Choi, “A study on sensor nodes attestation protocol in a WireleCACTss Sensor Network”, IEEE Conf. on Advanced Communication Technology (I), 2010, pp. 1738-9445.
[20] Yuling Lei “The Research of Coverage Problems in Wireless Sensor Network”, IEEE Conf. on Wireless Networks and Information Systems, 2009, pp 31 – 34.

Ranjit Kaur and Khushboo Bansal , "Node Attestation for Reliable Communication in WSN," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.16-20, 2016.

Cloud computing provides an overwhelmingly versatile and flexible processing to associations that is accessible on interest. It lets enterprises to be fast, adaptable and ready to react quickly to the dynamic business situations. As cloud computing offers many advantages, it also has numerous security issues. The quantity of information exchanged over cloud is quite unsafe. The encryption specifications such as AES (Advanced Encryption Scheme), DES (Data Encryption Scheme), and 3DES (Triple Data Encryption Scheme) are widely used to solve such issues. But with the advancement in tools, these algorithms do not seem to be speedy and secure enough. In this paper we propose an encryption technique using two symmetric cryptography algorithms which supplies security to both the original file and the secret pass-code. The message to be sent is encrypted and decrypted using the AES algorithm. 3DES is used for encrypting and decrypting the secret key which encrypts the actual data to be transmitted.

AES; 3DES; Cloud Security; Data Transmission; Encryption; Decryption.

[1] Zaigham Mahmood, “Data Location and Security Issues in Cloud Computing”, International Conference on Emerging Intelligent Data and Web Technologies, ISBN: 978-0-7695-4456-4, October 2011.
[2] Anjali Nigam and Vineet Singh, ‘A Study on Data Transmission Security Threats in Cloud’, International Journal of Innovative Research in Computer and Communication Engineering, ISSN (Print): 2320-9798, Volume 4, Issue 5, May 2016.
[3] Sadiya Shakil and Vineet Singh, ‘Security of Personal Data on Internet of Things using Cryptographic Algorithm’, International Journal of Engineering Science and Computing, ISSN: 2321-3361, Volume 6, Issue 4, April 2016.
[4] Mr. Gurjeevan Singh, Mr. Ashwani Singla and Mr. K S Sandha, ‘Cryptography Algorithm Comparison for Security Enhancement in Wireless Intrusion Detection System’, International Journal of Multidisciplinary Research, pp. 143-151, Volume 1, Issue 4, August 2011.
[5] Akash Kumar Mandal, Chandra Parakash and Mrs. Archana Tiwari, ‘Performance Evaluation of Cryptographic Algorithms: DES and AES’, Conference on Electrical, Electronics and Computer Science, ISBN: 978-1-4673-1516-6, Page No. (1-5), March 1-2, 2012.
[6] Supriya and Gurpreet Singh, ‘A Study of Encryption Algorithms (RSA, DES, 3DES and AES) for Information Security’, International Journal of Computer Applications (pp. 0975-8887), Volume 67, Issue 19, April 2013.
[7] Shaik Rasool, G. Sridhar, K. Hemanth Kumar and P. Ravi Kumar, ‘Enhanced Secure Algorithm For Message Communication’, International Journal of Network Security & Its Applications, Volume 3, No. 5, Sep 2011.
[8] Georgiana Mateescu and Marius Vladescu, ‘A Hybrid Approach of System Security for Small and Medium Enterprises: combining different Cryptography techniques’, Proceedings of the Federated Conference on Computer Science and Information Systems, pp. 659–662, 2013.
[9] Shadma Fazal and B.P.S. Sengar, ‘Data Transmission Security Technique Using Encryption/Decryption and Steganographic Algorithms’, International Journal of Advanced Technology & Engineering Research, ISSN No: 2250-3536, Volume 4, Issue 4, July 2014.
[10] Mahavir Jain and Arpit Agarwal. ‘Implementation Of Hybrid Cryptography Algorithm’, International Journal Of Core Engineering & Management (IJCEM), ISSN: 2348 9510, Volume 1, Issue 3, June 2014.
[11] Nagendra Kumar, Ashok Verma and Ajay Lala, ‘Access, Identity and Secure Data Storage in Private Cloud using Digital Signature’, International Journal of Innovative Research in Computer and Communication Engineering, ISSN (Print): 2320-9798, Volume 2, Issue 3, March 2014.
[12] Prof. S. N. Ghosh, Deepak T. Biradar, Ganesh C. Shinde, Sarika D. Bhojane and Manojkumar R. Shirapure, ‘Performance Analysis of AES, DES, RSA And AES-DES-RSA Hybrid Algorithm for Data Security’, International Journal of Innovative and Emerging Research in Engineering, ISSN: 2394-5494, Volume 2, Issue 5, May 2015.
[13] Aayasha Kausar and Deepty Dubey, ‘Secure Data Transmission by Combining Genetic Algorithm and Steganography Techniques with Visual Cryptography Technique’, International Journal of Innovative Research in Computer and Communication Engineering, ISSN (Print): 2320-9798, Volume 3, Issue 11, November 2015.
[14] Rachna Jain, Sushila Madan and Bindu Garg, ‘Analyzing Various Existing Security Techniques to Secure Data Access in Cloud Environment’, International Journal of Computer Sciences and Engineering, E-ISSN: 2347-2693, Volume 3, Issue 1, January 2015.

Anjali Nigam, Vineet Singh, "Securing Data Transmission in Cloud using Encryption Algorithms," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.21-25, 2016.

Fever is the most normal disease in any age group, but it becomes a deadly disease if it has dengue symptoms. Identifying dengue symptoms at an early stage is very difficult because this kind of symptoms is very common in all types of fevers. When fever continues after 3-4 days the symptoms of dengue shown in patients. So far there is no vaccine (According to WHO (World Health Organization) Report in April 2015 First Dengue fever vaccine introduced. We have mention about in this paper) or particular medicine available in market to prevent from the dengue. In today era around 40% population of the world is at risk of dengue fever. Since 1950s, this disease cause several death on globe and unfortunately there is no proper preventive method developed yet. From the long period of time some senior doctors working on categorized dengue fever because symptoms of dengue fever are different for different patients. In this paper we have to provide all cause, symptoms & diagnosis methods.

Dengue Fever, Symptoms , Deadly disease,Dignosis System

[1] Varinder Pabbi, “Fuzzy Expert System for Medical Diagnosis”, International Journal of Scientific and Research Publications, Volume 5, Issue 01, pp. 1-7, 2015.
[2] Dayaraj Cecilia,” Current status of dengue and chikangunia in India”, WHO South-East Asia Journal of Public Health, ISSN: 2224-3151, pp.23-27, January-March 2013.
[3] Sharanjit Singh, Amardeep Singh, Samson, Malkeet Singh, “Recommended System for Detection of Dengue Using Fuzzy Logic”, International Journal of Computer Engineering & Technology (IJCET), Volume 7, Issue 2, pp. 44–52, March-April 2016.
[4] Tajul Rosli Bin Razak, Muhammad Hermi Ramli, Rosmawati Abd. Wahab, “Dengue Notification System using Fuzzy Logic”, International Conference on Computer, Control, Informatics and Its Applications, pp. 231-235, November 2013.
[5] Rao. V, Naresh. M, “A New Intelligence-Based Approach for Computer-Aided Diagnosis of Dengue Fever,” IEEE Transactions on Information Technology in Biomedicine, Volume 16, Issue 1, pp. 112-118, 2012.
[6] Nivedita Gupta, Sakshi Srivastava, Amita Jain, Umesh C. Chaturvedi, “Dengue in India”, Indian Council of Medical Research, New Delhi & Department of Microbiology KG Medical University, Lucknow, India, pp. 373-390, September 2012.
[7] Raul Beltran Ramírez, Rocio Maciel Arellano, Carlos Gonzalez Sandoval, Adauto Casas Flores, “An Expert System Oriented towards the Detection of Influenza and Dengue Developed on Mobile Platforms”, Journal of Software Engineering and Applications, Volume 8, pp. 295-301, June 2015.
[8] Kunjal Bharatkumar Mankad, “Design of Genetic-Fuzzy Based Diagnostic System to identify Chikangunia”, International Research Journal of Engineering and Technology (IRJET), Volume 02, Issue 04, pp.153-161, July 2015.
[9] Anil Pardeshi, Ratnendra Shinde, Abhijeet Jagtap, Ravindra Kembhavi, Mayur Giri, Snehal Kavathekar, “Retrospective Cross-sectional Study of Dengue Cases in IPD with Reference to Treatment- Monitoring & Outcome in KEM Hospital, Mumbai”, American Journal of Epidemiology and Infectious Disease, Volume 2, Issue 4, pp. 97-100, September 2014.
[10] Manish Rana, R. R. Sedamkar, “Design of Expert System for Medical Diagnosis Using Fuzzy Logic”, International Journal of Scientific & Engineering Research, Volume 4, Issue 6, pp.2914-2921, June 2013.
[11] S. Govinda Rao, M. Eswara Rao, D. Siva Prasad, “Fever Diagnosis Rule-Based Expert Systems”, International Journal of Engineering Research & Technology (IJERT), Volume 2, Issue 8, pp. 551-561, August 2013.
[12] Putu Manik Prihatini, Ketut Gede Darma Putra, “Fuzzy Knowledge-based System with Uncertainty for Tropical Infectious Disease Diagnosis”, IJCSI International Journal of Computer Science Issues, Volume 9, Issue 4, pp. 157-163, July 2012.
[13] Oguntimilehin A, Adetunmbi A.O, Olatunji K.A, “A Machine Learning Based Clinical Decision Support System for Diagnosis and Treatment of Typhoid Fever”, International Journal of Advanced Research in Computer Science and Software Engineering, Volume 4, Issue 6, pp. 961-969, June 2014.
[14] Baig, Faran, Khan, Saleem, Noor, Yasir Noor, M. Imran, “Design model of fuzzy logic medical diagnosis control system” International Journal on Computer Science and Engineering (IJCSE), Volume 3, Issue 5, May 2011.
[15] Priyanka Sharma, DBV Singh, Manoj Kumar Bandil, Nidhi Mishra, “Decision Support System for Malaria and Dengue Disease Diagnosis (DSSMD)”, International Journal of Information and Computation Technology, Volume 3, Issue 7, pp. 633-640, 2013.
[16] Kamran Shaukat, Nayyer Masood, Sundas Mehreen, Ulya Azmeen, “Dengue Fever Prediction: A Data Mining Problem”, Data Mining in Genomics & Proteomics, Volume 6, Issue 3, pp. 1-5, 2015.
[17] Muhammad Arif Nadeem Saqib, Ibrar Rafique, Saira Bashir, Arsalan Ahmad Salam, “A retrospective analysis of dengue fever case management and frequency of co-morbidities associated with deaths”, BMC Research, Volume 4, Issue 6, pp. 1-5, March 2014.
[18] Tarig Faisal, Mohd Nasir Taib, Fatimah Ibrahim, “Adaptive Neuro-Fuzzy Inference System for diagnosis risk in dengue patients”, Expert System with Applications, ELSEVIER, Volume 39, Issue 4, pp. 4483-4495, March 2012.
[19] M. V. Jagannatha Reddy and B. Kavitha, “Expert System to Predict the Type of Fever Using Data Mining Techniques on Medical Database”, International Journal of Computer Science and Engineering, Volume 03, Issue 09, pp. 165-171, September 2015.
[20] M. Palaniyandi, “The environmental aspects of dengue and chikungunya outbreaks in India: GIS for epidemic control”, International Journal of Mosquito Research, Volume 1, Issue 2, June 2014.

Tanmay Kasbe, Ravi Singh Pippal, "Dengue Fever: State-of-the-Art Symptoms and Diagnosis," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.26-30, 2016.

This paper reviews several recently information hiding technique in H.264/avc video compression standards. H.264/AVC is a recently concluded video compression standard jointly developed by ITU-T and ISO MPEG standards committees. The standard is becoming more favoured as it promises much higher compression than that possible with earlier standards. The objective of the H.264/AVC project was to create a standard, capable of providing good video quality at substantially lower bit rates than foregoing standards (i.e., half or less the bit rate of MPEG-2, H.263, or MPEG-4 Part 2), without increasing the difficulty of design. This paper provides an overview of the H.264 features and summarizes the emerging studies associated to new coding features of the standard. H.264 entails significant improvements in coding efficiency, latency, difficulty and robustness. It provides new possibilities for creating better video encoders and decoders that provide higher quality video streams at prolonged bit-rates (compared to previous standards), or, conversely, the same quality video at a lower bit-rate. Hence, suitable video compression techniques that meet video applications requirements have to be selected.

H.264,AVC, video compression, Video Comparison, Intraprediction, Rate distortion, Pixels

[1] C.-P.Wu,C-C.J.Kuo,”Design of integrated multimedia compression and encryption systems”. IEEE Trans.Multimedia,Vol.7,no.5,pp.828-839,2005.
[2] C.Bergeron and C.Lamy-Bergot,”Compliant Selective Encryption for H.264/AVC Video Streams,”in Processings of the 7th IEEE Workshop on Multimedia Signal Processin , 2005 , pp.1-4.
[3] Shunjun Li, Guanrong Chen, Albert Cheung, Bharat Bhargava, and Kwok-Tung Lo, “On the Design of Perceptual MPEG Video Encryption Algorithm”, IEEE Transactions on Circuits and Systems for Video 1117Technology, vol.17,No.2,2007,pp.214-223
[4] S. Lian, “Perceptual Cryptography on JPEG2000 Compressed Images or Videos, “ in Proceedings of International Conference on Computer and Information Technology, IEEE Consumer Society, 2004, pp. 78-83
[5] Naoyuki hirai et al,-A novel sprial-type motion estimation architecture for H.264/AVC,Joural of semiconductor technology and science,Vol.10,pp.560-575,March 2014
[6] The h.264 advance video compression standard second edition Iain E. Richardson Vcodex Limited,UK,A John Wiley and sons,Ltd.Publication 2010.
[7] S. Jo, S. H. Jo, and Y. H. Song, "Exploring parallelization techniques based on OpenMP in H.264/AVC encoder for embedded multi-core processor," Journal of Systems Architecture, vol. 58, pp. 339-353, 2012.
[8]X. Zhibin and B. M. Baas, "A 1080p H.264/AVC Baseline Residual Encoder for a FineGrained Many-Core System," IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, pp. 890-902, 2011.
[9] Chatterjee SK and Chakrabarti I, "A Fast and Low-power VLSI Architecture for Half-pixel Motion Estimation Using Two-step Search Algorithm for HDTV Application," IETE Journal of Research, vol. 57, pp. 263-270, 2011.
[10] S. Zhu and K.-K. Ma, “A new diamond search algorithm for fast block matching motion estimation,” IEEE Trans. Image Process., 9, (2), pp. 287–290, 2000

Priyanka Bhagwat , "Comparative Study of Video Compression Techniques- H.264/AVC," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.31-34, 2016.

This paper includes the process of implementing cryptographical rule on the idea of AES. As Cryptography is that method of changing plaintext into cipher text changing keys to secure our personal knowledge. While to provide a system with security services comes at the expense of system performance.IOT devices area unit connected to internet of things. This paper deal with the implementation of AES using Internet of things and the motive is to find the elapsed time of encryption and decryption by enhancing the key generation of AES. IOT is network of physical objects, device, vehicles building. So The paper contributes the analysis of the performances of AES algorithm. AES is one of the standardized high security rule. it's enforced in varied hardware devices and varied code languages. This paper explores the implementation of AES in MATLAB. A MATLAB code is developed for plaintext encoding and cipher text decipherment.. The elapsed time will be calculated for comparing the performances of file sizes. Hence the result will show how the file size is effecting the performance of elapsed time and plotting of the graph will show the evaluation in diagrammatic forms.

AES, Internet of things, Encryption techniques, Security, Performances analysis, Elapsed time

[1] AL.Jeeva1, Dr.V.Palanisamy and K.Kanagaram, “Comparative Analysis of Performance Efficiency and Security Measures of Some Encryption Algorithms”, International Journal of Engineering Research and Applications (IJERA), Vol. 2, Issue 3, May-Jun 2012, pp.3033-3037.
[2]Sadiya Shakil and Vineet singh "security of personal data in internet of things using cryptography algorithm,"International journal of engineering and science computing"
[3]Anjali Nigam and Vineet singh "A study on Data transmission Secuirty threats in cloud in "international journal of innovative research in computer and commjncation engineering"
[4] Nidhi Singhal and J.P.S.Raina, “Comparative Analysis of AES and RC4 Algorithms for Better Utilization”, International Journal of Computer Trends and Technology, Vol 2, Issue 6, July-Aug 2011, pp.177-18
[5]Allam Mousa and Ahmad Hamad, “Evaluation of the RC4 Algorithm for Data Encryption”, International Journal of Computer Science & Applications, Vol 3,Issue 2, June 2006, pp.44-56.
[6] Aamer Nadeem, Dr M. Younus Javed, “A Performance Comparison of Data Encryption Algorithms”, First International Conference on IEEE Information and Communication Technologies (ICICT), Vol 1, Issue 6, 27-28 Aug. 2005, pp 84-89.
[7] Shivlal Mewada, Sharma Pradeep, Gautam S.S., “Classification of Efficient Symmetric Key Cryptography Algorithms”, International Journal of Computer Science and Information Security (IJCSIS) USA, Vol. 14, No. 2, pp (105-110), Feb 2016
[8]Das Debasis, Misra Rajiv. “Programmable CellularAutomata Based Efficient Parallel AES Encryption Algorithm”.International Journal of Network Security . Applications(IJNSA) VOL.3 No.6, November 2011.
[9]Hoang Trang and Nguyenimplementation of the algorithm" University of University HoChiMinh City Van L oi , "An efficient FPGA Advanced Encryption Standard Technology VietNam Nationa Recommendation for the Transitioning of Cryptographic Algorithms and Key Lengths, January 2011.
[10]Adam 1. Elbirt, W. Yip, B. Chetwynd, and C. Paar, "An FPGABased
Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists" IEEE Transactions On Very Large Scale Integration (Vl Si) Systems, Vol . 9, No. 4, August 2001 545
[11] Mohammed Elmogy Information Technology Dept., Faculty of Computers and Information, Mansoura University, Egypt,Internet of things. Vol. 4 No.06 Nov 2015
[12] Bolivar Torres et.al.,lntegration ofan rfid reader to a wireless sensor network and its use to identify an individual carrying rfidtags,lnternational Journal of Ad hoc, Sensor & Ubiquitous Computing (IJASUC) Vol. 1, No.4, December 2010.
[13] R. Jason Weiss, Development Dimensions International. J. Philip Craiger, University ofNebraska-Omah
[14] Gartner cloud computing definition, http://www.gartner.com/itglossary/cloud-computing/

Sadiya Shakil and Vineet Singh, "Security of Personal Data on Internet of Things Using AES," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.35-39, 2016.

Intel Xeon Phi coprocessors are the new family members of processors and platforms to the Intel family. Intel Xeon Phi is the first in the family of Intel MIC (Many Integrated Core) architecture. Software running on the coprocessor should leverage innumerable cores as well as make use of wide SIMD operation. Vectorization is the process of converting an algorithm from scalar implementation to vector. It is the form of parallel programming where the processors perform same operation simultaneously on N data elements of vector i.e. one dimensional array of scalar data objects such as floating point object , integers or double integers floating point. When the hardware is coupled with C/C++ compiler that supports it, developers have easier time delivering more efficient and better performing software.

Vectorization, Parallelism, High Performance Computing.

[1] S. Sawadsitang, K. Suankaewmanee, S. Kuo, B. Bhumiratne, “Interactive Computer Aided Code Vectorization”, 2012 Ninth International Joint conference on Computer Science and Software Engineering(JCSSE).
[2] Gil Raport, Ayal Zaks, Yosi Ben-Asher, “Streamlining Whole Function Vectorization in C using Higher Order Vector Semantics”, 2015 IEEE International Parallel and Distributed Processing Symposium Workshops.
[3] Xinmin Tian, Hideki Saito, Serguei V. Preis, Eric N. Garcia, Sergey S. Kozhukhov Matt Masten, Aleksei G. Cherkasov and Nikolay Panchenko ”Practical SIMD Vectorization Techniques for Intel Xeon Phi Coprocessors” 2013 IEEE 27th International Symposium on Parallel and Distributed Processing
[4] Juan M., Lasse Natvig, Jan C. Meyer,”Improving Energy Efficiency through Parallelization and Vectorization on Intel Core i5 and i7 processors”,SC Companion: High Performance Computing, Networking Storage and Analysis,2012.
[5] Hanbing Li,Isabelle Puaut, Erven Rohou ”Tracing Flow Information for Tighter WCET Estimation: Application to Vectorization” 2015 IEEE 21st International Conference on Embedded and Real-Time Computing Systems and Applications
[6] Ralf Karrenberg, Sebastian Hack “Whole-Function Vectorization” 978-1-61284-357-5/11/2011 IEEE
[7] O. Krzikalla1, K. Feldhoff1, R. Mller-Pfefferkorn1 andWolfgang E. Nagel1 Auto-Vectorization Techniques for modern SIMD architecture
[8] Ilan Baron,A Practical Parallel Algorithm for Solving Band Symmetric Positive Definite Systems of Linear Equations, ACM Transactions on Mathematical Software (TOMS), 323-332, Dec 1987.
[9] J. Jeffers and J. Reinders. Intel Xeon Phi Co-Processor High Performance Programming.
[10] P. Gavali, M. Shah, Gauri Kadam, Earthquake simulationof large scale structures using OpenSEES software on-grid and high performance computing in India,Earthquake simulation of large scale structures using OpenSEES software on Grid and high performance computing in India, Beijing, China,Oct 2008
[11] P. Gavali, M. Shah, Gauri Kadam, Kranti Meher, “Seismic response and simulations of reinforced concrete bridge using OpenSEES on high performance computing, CSI Transaction on ICT, Sep 2013.
[12] Chenggang Lal,Zhijun Hao,, Miaoquing Huang, Comparison of parallel programming Models on Intel MIC computer cluster, Parallel and Distributed Processing Symposium Workshop (IPDPSW),2014 IEEE International.
[13] https://software.intel.com/enus/articles/vectorizationessential
[14] https://software.intel.com/enus/articles/optimization-and- performance-tuning-for-intel-xeon-phi-coprocessors-part-1-optimization
[15] https://software.intel.com/en-us/articles/intel-xeonphi-coprocessors-performance-snapshot-on-cdac-cluster
[16] https://software.intel.com/enus/articles/theimportance-
of-vectorization-for-intel-many-integratedcore-architecture-intel-mic

Akhilesh Thool and Hemlata Channe, "Vectorization on Intel Xeon PHI : A Survey," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.40-43, 2016.

The term bug triage refers to the process of assigning the suitable developer to fix the new incoming bugs which is considered to be one of the tedious process in software testing world than fixing a particular bug. The amount of new incoming bugs increases day-by-day, therefore manual bug triage becomes a tedious and imprecise for practical use thus increasing both the cost of development and time. In order to systematize the bug triage process, a wide number of data mining techniques can be used. Text Categorization is one of the effective method that helps in automating the system, where data reduction lies as one of the major difficulty identified in automating the bug triage process using text classification. Data reduction problem drops the exactness of automated bug triage prediction. This paper introduce a newly proposed framework entitled as Auto-BugTriager that aims to eliminate the data reduction problem better in range. The Auto-BugTriager framework is made up of three phase’s viz. InfoZie, DataReduction and NBPredictor which process in an organized manner in order to predict the list of expert developer who is capable of fixing the particular bug in short time. As per the experimental and theoretical analysis, the proposed system provides 92% of accuracy in predicting the correct developer to fix a bug. Therefore, it is strongly believed that the industry adopting this framework will be improved with software productivity and quality.

Bug Triage Process, Manual Triaging, Data Mining Techniques, Text Classification, Data Reduction, Domain Specific Environment

[1] JifengXuan, He Jiang, Yan Hu, ZhileiRen, WeiqinZou, ZhongxuanLuo, and Xindong Wu,”Towards Effective Bug Triage with Software Data Reduction Techniques” IEEE Transactions on Knowledge and Data Engineering, vol. 27, no. 1, January 2015
[2] Nicolas Bettenburg and Rahul Premraj, “Extracting Structural Information from Bug Reports,” May 2008,
[3] N. Bettenburg, R. Premraj, T. Zimmermann, and S. Kim, “Duplicate bug reports considered harmful ... really?” in ICSM08: Proceedings of IEEE International Conference on Software Maintenance, 2008, pp. 337–345.
[4] V. Bolon-Canedo, N. Sanchez-Maro~no, and A. Alonso-Betanzos,“A review of feature selection methods on synthetic data,” Knowl. Inform. Syst., vol. 34, no. 3, pp. 483–519, 2013.
[5] D. Cubranic and G. C. Murphy, “Automatic bug triage using text categorization,” in Proc. 16th Int. Conf. Softw. Eng. Knowl. Eng., Jun. 2004, pp. 92–97.
[6] T. M. Khoshgoftaar, K. Gao, and N. Seliya, “Attribute selection and imbalanced data: Problems in software defect prediction,” in Proc. 22nd IEEE Int. Conf. Tools Artif. Intell., Oct. 2010, pp. 137–144.
[7] J. Anvik and G. C. Murphy, “Reducing the effort of bug report triage: Recommenders for development-oriented decisions,” ACM Trans. Soft. Eng. Methodol., vol. 20, no. 3, article 10, Aug. 2011.
[8] S. Kim, K. Pan, E. J. Whitehead, Jr., “Memories of bug fixes,” in Proc. ACM SIGSOFT Int. Symp. Found. Softw. Eng., 2006, pp. 35–45.
[9] S. Breu, R. Premraj, J. Sillito, and T. Zimmermann, “Information needs in bug reports: Improving cooperation between developers and users,” in Proc. ACM Conf. Comput. Supported Cooperative Work, Feb. 2010, pp. 301–310.
[10] K. Reshma Revathi and Dr. S. Kirubakaran, "A Survey on Automatic Bug Triage Using Data Mining Concepts", International Journal of Science and Research (IJSR), ijsr.net, Volume 5 Issue 3, March 2016, 184 – 186.
[11] K. Sree Poornalinga, P. Rajkumar, "Survey on Continuous Integration, Deployment and Delivery in Agile and DevOps Practices", International Journal of Computer Sciences and Engineering, Volume-04, Issue-04, Page No (213-216), Apr -2016, E-ISSN: 2347-2693

K. Reshma Revathi, S. Kirubakaran, R. Parimala, K.Sree Poornalinga, and K. Maheswari, "Auto-BugTriager for Software Development and Maintenance in Domain Specific Environment," International Journal of Computer Sciences and Engineering, Vol.4, Issue.6, pp.44-49, 2016.